# New CMOS Inverter-Based Voltage Multipliers 

Ho-Cheng Lin, Dong-Shiuh Wu*, Che-Min Kung, Yuh-Shyan Hwang, and Jiann-Jong Chen<br>Department of Electronic Engineering, National Taipei University of Technology, Taipei 106, Taiwan<br>*Department of Electronic Engineering, Lunghwa University of Science and Technology, Tauyuan 333, Taiwan


#### Abstract

Four new CMOS inverter-based voltage multipliers consisted of PMOS/NMOS pass transistors, inverter circuits, and capacitors are proposed in the paper. The proposed voltage multipliers which combine the functions of rectifiers and charge-pumps improve the power conversion efficiency and reduce the number of passive components therefore they are suitable for the integration. The voltage multiplier with positive output voltage is implemented with TSMC $0.35 \mu \mathrm{~m}$ CMOS $2 P 4 M$ processes, and the experimental results have showed good agreement with the theoretical analysis. The chip area without pads is only $1.75 \times 1.32 \mathrm{~mm}^{2}$ for five-stage positive output voltage of voltage multiplier.


## I. INTRODUCTION

More and more applications of voltage multipliers in different fields can be found in many literatures. An AC/DC charge-pump, sometimes also called the voltage multiplier, converts the received AC input voltage to a constant DC output voltage with amplitude multiplication. Due to its easy architecture and suitable conversion performance, the rectifier circuits have been widely used in Radio Frequency Identification (RFID), wireless telemetry, biomedical implants and other applications [1-3].

To realize AC/DC conversion, the conventional full-wave rectifiers consisted of diode-connected NMOS and PMOS transistors suffers from the power loss due to the intrinsic threshold voltage [4]. It is usually used in high voltage circuits where the diode forward voltage drop is relatively low. However, for low voltage rectifiers, this dropout voltage is significantly large and proportional to the conduction current. It degrades the rectified output voltage and power conversion efficiency (PCE). To enhance the efficiency of the rectifier, an active rectifier with low dropout voltage is presented in [5]. But more MOS transistors are used in [5]. Active diode [6] is another solution to reduce the forward threshold voltage. In [6], it allows the current to flow in only one direction through the device and has a low dropout voltage across it. However, it is difficult to operate in a high frequency range owing to its circuit complexity. The voltage drop of the diode-connected NMOS transistor can be reduced by adding an external threshold voltage cancellation circuit to compensate the threshold voltage drop by applying an external bias voltage in [7]. In [8], two diodes of the full-wave rectifier are replaced using two cross-coupled PMOS transistors. Nevertheless, the bottom two diodes are still realized by NMOS diodes to block the reverse current, so the efficiency is not optimal. A low-loss CMOS full-wave
active rectifier is presented in [9]. It is composed of two dynamically biased and symmetrically matched active diodes realized by an NMOS switch and driven by a comparator. In [10], the four-transistor cell self-driven synchronous rectifier with the floating-gate version is reported. This technique allows independently program NMOS and PMOS threshold voltages by depositing charge on the floating gates. But the complicated control circuits are needed in [9] and [10].

Consequently, we propose new area-aware AC/DC architectures, which use PMOS/NMOS pass transistors, inverter circuits, and one capacitor in the single-stage rectifier. The multi-stage charge-pump rectifier can be performed using the stacked architecture. In this paper, the circuit description of proposed positive-voltage single-stage AC/DC converter is discussed in sections II. Section III presents the positive-voltage charge-pump rectifiers. The experimental result of proposed charge-pump rectifiers is presented in section IV, and the conclusion is made in section V.

## II. PROPOSED POSITIVE-VOLTAGE SINGLE-STAGE RECTIFIER

The proposed positive-voltage single-stage rectifier circuit is shown in Fig. 1(a), and its block diagram is shown in Fig. 1(b). It consists of PMOS pass transistor $\left(\mathrm{M}_{\mathrm{P} 1}\right)$, dynamic switching circuits ( $\mathrm{M}_{\mathrm{IP} 1}$ and $\mathrm{M}_{\mathrm{IN} 1}$ ), and one capacitor $\left(\mathrm{C}_{1}\right)$. The input terminal $V_{i}$ is connected directly or via a resonance tuning circuit to the coil.


Fig. 1. Proposed positive-voltage single-stage rectifier (a) circuit (b) block diagram.

The operational principles of proposed positive-voltage single-stage rectifier circuit are shown in Figs. 2(a) and 2(b) for positive phase as $V_{i}>0$, and negative phase as $V_{i}<0$, respectively. The input and output waveforms are illustrated for the time domain in every cycle shown in Fig. 2(c). The peak-to-peak amplitude of square wave is $2 V_{\text {ref }}$. In the positive phase, the transistors $\mathrm{M}_{\mathrm{P} 1}$ and $\mathrm{M}_{\mathrm{IN} 1}$ operated in the triode region are ON , and $\mathrm{M}_{\mathrm{IP} 1}$ is OFF in the cutoff region. The current $\mathrm{I}_{0}$ flows from $V_{i}$ to charge the capacitor $\mathrm{C}_{1}$. In the negative phase, the transistors $\mathrm{M}_{\mathrm{P} 1}$ and $\mathrm{M}_{\mathrm{IN} 1}$ operated in the
cutoff region is OFF , and $\mathrm{M}_{\mathrm{IP} 1}$ is ON in the triode region. The $\mathrm{C}_{1}$ holds the charging voltage in the negative phase, because $\mathrm{M}_{\mathrm{IP} 1}$ is connected between the gate and source of the $\mathrm{M}_{\mathrm{P} 1}$ transistor. This technique provides no DC current path from the gate of $\mathrm{M}_{\mathrm{P} 1}$ to ground, therefore there is no leakage current flowing to ground. When $V_{i}$ is higher than $V_{o}$, the charging is continued until $V_{o}$ equals to the maximum output voltage $V_{r e f}$.

The factual charge transfer process is much more complicated, because the MOS transistors actually work in different regions in every cycle [11-12]. Here, we study the basic single-stage rectifier in different input waves including square wave and sine wave. The $M_{I P I}$ and $M_{I N I}$ are assumed as ideal switch models in the single-stage rectifier shown in the Figs. 3(a) and 3(b), and the transistor current is assumed to be equal to the DC loading current.

(a)
(b)

(c)

Fig. 2. Operation of positive-voltage single-stage rectifier (a) positive phase (b) negative phase (c) input/output waveforms.


Fig. 3. Model of positive-voltage single-stage rectifier (a) positive phase (b) negative phase.

## III. PROPOSED POSITIVE-VOLTAGE CHARGE-PUMP RECTIFIERS

To further increase the DC output voltage, an N -stage voltage multiplier is typically employed at constant input power, roughly N times larger than that achievable with a single-stage. The proposed positive-voltage three-stage charge-pump rectifier circuit which includes three stacked
single-stage rectifiers is shown in Fig. 4. In the state 1, the PMOS pass transistors $M_{P I}$ conducts the charging current to the capacitor $C_{l}$ in positive phase. The transistors $M_{P I}$ and $M_{I N I}$ operated in the triode region are turned on, and $M_{I P I}$ is turned off in the cutoff region. The maximum output voltage of $C_{I}$ is $V_{\text {ref }}$. Next, in the state 2 , when $V_{i n}$ is in negative phase, the voltages of $C_{1}$ and $V_{i n}$ are transferred to $C_{2}$ via $M_{P 2}$. The transistors $M_{P 2}$ and $M_{I N 2}$ are turned on and operated in the triode region, and $M_{I P 2}$ operated in the cutoff region is turned off. The maximum output voltage between two terminals of $C_{2}$ is $2 V_{\text {ref. }}$. When $V_{\text {in }}$ is in positive phase again, that is, in the state 3 , the voltages of $C_{2}$ and $V_{i n}$ are transferred to $C_{3}$ via $M_{P 3}$. The transistors $M_{P 3}$ and $M_{I N 3}$ operated in the triode region are turned on, and $M_{I P 3}$ is OFF operated in the cutoff region. The maximum output voltage between two terminals of $C_{3}$ is $2 V_{\text {ref. }}$. So the maximum output voltage $V_{\text {out }}$ via $C_{I}$ and $C_{3}$ to ground is $3 V_{\text {ref. }}$. Since the PMOS pass transistors $M_{P I}-M_{P 3}$ have the leakage currents when they are turned off, the dynamic switching circuits ( $M_{I P I}-M_{I P 3}$ and $M_{I N I}-M_{I N 3}$ ) are designed to compensate the voltage drops caused by the leakage currents.


Fig. 4. Proposed positive-voltage three-stage charge- pump rectifier.

The proposed positive-voltage five-stage charge-pump rectifier circuit which includes five stacked single-stage rectifiers is shown in Figs. 5(a)~5(d) with four types. First, type I in Fig. 5(a) shows the five stacked single-stage rectifiers directly connected together as in Fig. 4 of three-stage charge-pump rectifier. The operational principle of Fig. 5(a) is the same as the three-stage one. The PMOS pass transistors are $M_{P I}-M_{P 5}$. First, when $V_{i n}$ is in positive phase, the charging currents are transferred to capacitors $C_{l}$, $C_{3}$ and $C_{5}$ through $M_{P 1}, M_{P 3}$, and $M_{P 5}$, respectively. Next, when $V_{i n}$ is in negative phase, the voltages of $C_{1}$ and $V_{i n}$ are transferred to $C_{2}$ via $M_{P 2}$, and the voltages of $C_{1}, C_{3}$ and $V_{i n}$ are transferred to $C_{4}$ via $M_{P 4}$. Both of the maximum output voltages between two terminals of $C_{2}$ and $C_{4}$ are $2 V_{r e f}$. The maximum output voltages between two terminals of $C_{1}, C_{3}$ and $C_{5}$ are $V_{\text {ref }}, 2 V_{\text {ref }}$, and $2 V_{\text {ref }}$, respectively. So the maximum output voltage $V_{\text {out }}$ via $C_{1}, C_{3}$ and $C_{5}$ to ground is $5 V_{\text {ref }}$.


Fig. 5. Proposed positive-voltage five-stage charge-pump rectifier (a) type I (b) type II (c) type III (d) type IV.

Second, the five stacked single-stage circuits directly connect together, but capacitors $C_{3}$ and $C_{5}$ are connected to ground, as shown in type II of Fig. 5(b). Both of the maximum output voltages between two terminals of $C_{2}$ and $C_{4}$ are $2 V_{\text {ref. }}$. The maximum output voltages of $C_{1}, C_{3}$ and $C_{5}$ to ground are $V_{\text {ref }}, 3 V_{\text {ref }}$, and $5 V_{\text {ref }}$, respectively. So the maximum output voltage $V_{\text {out }}$ via $C_{5}$ to ground is $5 V_{\text {ref }}$.

Third, the five stacked single-stage circuits directly connect together, but the capacitor $C_{4}$ is connected to $V_{i n}$, as shown in type III of Fig. 5(c). The maximum output voltages between two terminals of $C_{2}$ and $C_{4}$ are $2 V_{\text {ref }}$ and $4 V_{\text {ref. }}$. The maximum output voltages between two terminals of $C_{1}, C_{3}$ and $C_{5}$ are $V_{\text {ref }}, 2 V_{\text {ref }}$, and $2 V_{\text {ref }}$, respectively. So the maximum output voltage $V_{\text {out }}$ via $C_{1}, C_{3}$ and $C_{5}$ to ground is $5 V_{\text {ref }}$.

Fourth, the five stacked single-stage circuits directly connect together, but capacitors $C_{3}$ and $C_{5}$ are connected to ground, and $C_{4}$ is connected to $V_{i n}$, as shown in type IV of Fig.

5(d). The maximum output voltages between two terminals of $C_{2}$ and $C_{4}$ are $2 V_{\text {ref }}$ and $4 V_{\text {ref. }}$. The maximum output voltages of $C_{1}, C_{3}$ and $C_{5}$ to ground are $V_{\text {ref }}, 3 V_{\text {ref }}$, and $5 V_{\text {ref }}$, respectively. So the maximum output voltage $V_{\text {out }}$ via $C_{5}$ to ground is $5 V_{r e f}$.

The type I is normally used in the stacked configuration. The type II circuit shows that the method can increase the voltage on the capacitors $C_{3}$ and $C_{5}$. The type III rectifier indicates that the technique can increase the voltage on the capacitor $C_{4}$. The type IV architecture explains that the charge-pump can increase the voltage on the capacitors $C_{3}$, $C_{4}$ and $C_{5}$.

## IV. EXPERIMENTAL RESULTS

The high frequency band RFID operating at 13.56 MHz has been widely used for industrial applications. Both square and sine input powers of 13.56 MHz are applied to the proposed charge-pump rectifiers. The positive-voltage five-stage charge-pump rectifier is fully integrated in a TSMC $0.35 \mu \mathrm{~m}$ CMOS double-poly-four-metal process with the on-chip capacitors. The on-chip capacitance is 50 pF , and the output load resistance equals to $10 \mathrm{k} \Omega$. The output voltage $V_{\text {out }}$ and output current $I_{o}$ are measured at the DC output terminal of the charge-pump rectifier. The chip microphotograph is shown in Fig. 6 for positive-voltage five-stage charge-pump rectifier. No electrostatic discharge (ESD) protection is used on the pads. ESD protection brings too much parasitic capacitances to reduce the conversion ratio and power efficiency at the result.

Figs. 7-8 show the measured output voltage against the input power for types I~IV positive-voltage five-stage charge-pump rectifiers with input square wave and sine wave. The measured efficiency against the input power for types I~IV positive-voltage five-stage charge-pump rectifiers with input square wave and sine wave are shown in Figs. 9-10. The output voltages of types I and III rectifiers are through $C_{1}$, $C_{3}$, and $C_{5}$ to ground, the output ripples will accumulate. In order to reduce the output ripples of proposed circuits, the capacitors $C_{1}, C_{3}$, and $C_{5}$ are connected to ground for types II and IV rectifiers. The output ripples of types II and IV rectifiers are lower than the ones of types I and III as we expected. But the power conversion efficiencies of types I and III rectifiers are larger than the ones of types II and IV.


Fig. 6. Die photograph of positive-voltage charge-pump rectifiers.


Fig. 7. Measured output voltage against input power of types I-IV positive-voltage five-stage charge-pump rectifier with input square wave.


Fig. 8. Measured output voltage against input power of types I-IV positive-voltage five-stage charge-pump rectifier with input sine wave.


Fig. 9. Measured efficiency against input power of types I-IV positive-voltage five-stage charge-pump rectifier with input square wave.


Fig. 10. Measured efficiency against input power of types I-IV positive-voltage five-stage charge-pump rectifier with input sine wave.

## V. CONCLUSIONS

New area-aware CMOS integrated charge-pump AC/DC converters with high power conversion efficiency and small chip area consisted of PMOS/NMOS pass transistors, dynamic switching circuits, and capacitors have been presented in the paper. The positive-voltage five-stage charge-pump rectifier is implemented. The proposed technique can also be employed in the DC-DC charge-pump circuit. The proposed voltage multipliers have been fabricated with TSMC $0.35 \mu \mathrm{~m}$ double-poly-four-metal CMOS processes. The measured results have showed good agreement with the theoretical analysis. The proposed circuits are suitable for the RFID and other wireless applications.

## ACKNOWLEDGMENT

The authors would like to thank the National Science Council of Taiwan for project supporting and the Chip Implementation Center of Taiwan for chip fabrication. This work was sponsored by NSC 98-2221-E-027-112.

## REFERENCES

[1] U. Karthaus and M. Fischer, "Fully integrated passive UHF RFID transponder IC with $16.7-\mu \mathrm{W}$ minimum RF input power," IEEE $J$. Solid-State Circuit, vol. 38, no. 10, pp. 1602-1608, Oct. 2003.
[2] H. Nakamoto, D. Yamazaki, T. Yamamoto, H. Kurata, S. Yamada, K. Mukaida, T. Ninomiya, T. Ohkawa, S. Masui, and K. Gotoh, "A passive UHF RF identification CMOS tag IC using ferroelectric RAM in $0.35-\mu \mathrm{m}$ technology," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 101-110, Jan. 2007.
[3] J. P. Curty, N. Joehl, C. Dehollain, and M. J. Declercq, "Remotely powered addressable UHF RFID integrated system," IEEE J. Solid-State Circuit, vol. 40, no. 11, pp. 2193-2202, Nov. 2005.
[4] J. P. Curty, N. Joehl, F. Krummenacher, C. Dehollain, and M. J. Declercq, "A model for $\mu$-power rectifier analysis and design," IEEE Trans. on Circuits and Systems-I: Regular paper, vol. 52, no. 12, pp. 2771-2779, Dec. 2005.
[5] C. L. Chen, K. H. Chen, and S. I. Liu, "Efficiency-enhanced CMOS rectifier for wireless telemetry," Electronics Letters, vol. 43, no. 18, pp. 976-978, Aug. 2007.
[6] T. Lehmann and Y. Moghe, "On-chip active power rectifiers for biomedical applications," in IEEE International Symposium on Circuits and Systems, May 2005, pp.732-735.
[7] T. Umeda, H. Yoshida, S. Sekine, Y. Fujita, T. Suzuki, and S. Otaka, "A $950-\mathrm{MHz}$ rectifier circuit for sensor network tags with $10-\mathrm{m}$ distance," IEEE J. Solid-State Circuits, vol. 41, no. 1, pp. 35-41, Jan. 2006.
[8] M. Ghovanloo and K. Najafi, "Fully integrated wideband high-current rectifiers for inductively powered devices," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1976-1984, Nov. 2004.
[9] Y. H. Lam, W. H. Ki, and C. Y. Tsui, "Integrated low-loss CMOS active rectifier for wirelessly powered devices," IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 53, no. 12, pp. 1378-1382, Dec. 2006.
[10] S. Mandal and R. Sarpeshkar, "Low power CMOS rectifier design for RFID applications," IEEE Trans. on Circuits and Systems-I: Regular papers, vol. 54, no. 6, pp. 1177-1188, Jun. 2007.
[11] J. Yi, W. H. Ki, and C. Y. Tsui, "Analysis and design strategy of UHF micro-power CMOS rectifiers for micro-sensor and RFID applications," IEEE Trans. on Circuits and Systems-I: Regular paper, vol. 54, no. 1, pp. 153-166, Jan. 2007.
[12] E. Bergeret, J. Gaubert, P. Pannier, and J. M. Gaultier, "Modeling and design of CMOS UHF voltage multiplier for RFID in an EEPROM compatible process," IEEE Trans. on Circuits and Systems-II: Express Briefs, vol. 54, no. 10, pp. 833-837, Oct. 2007.

